



N-Channel Enhancement Mode Field Effect Transistor



SOT-323



Product Summary

- V_{DS} 30 V
- I_D 200mA
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 2.5\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $< 3\Omega$
- Gate-Source ESD Rating Up to 2KV (HBM)

General Description

- Trench Power LV MOSFET technology
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power management
- Portable equipment

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	30	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_A=25^\circ\text{C}$	I_D	200	mA
	$T_A=100^\circ\text{C}$		125	
Pulsed Drain Current ^A		I_{DM}	800	mA
Total Power Dissipation ^B	$T_A=25^\circ\text{C}$	P_D	250	mW
	$T_A=100^\circ\text{C}$		100	
Junction and Storage Temperature Range		T_J, T_{STG}	$-55 \sim +150$	$^\circ\text{C}$

■ Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^C	Steady-State	$R_{\theta JA}$	400	500	$^\circ\text{C/W}$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
2SK3018KWJ	F2	KN	3000	30000	120000	7" reel

■ Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V, V _{GS} =0V	-	-	1	μA
		V _{DS} =30V, V _{GS} =0V, T _j =150°C	-	-	100	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V	-	-	±10	uA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA	0.6	1.0	1.5	V
Static Drain-Source On-Resistance	R _{DS(on)}	V _{GS} =10V, I _D =200mA	-	1.7	2.5	Ω
		V _{GS} =4.5V, I _D =100mA	-	2	3	
Diode Forward Voltage	V _{SD}	I _S =200mA, V _{GS} =0V	-	0.9	1.2	V
Gate resistance	R _G	f=1MHz, Open drain	-	150	-	Ω
Maximum Body-Diode Continuous Current	I _S		-	-	200	mA
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V, f=1MHz	-	11	-	pF
Output Capacitance	C _{oss}		-	5	-	
Reverse Transfer Capacitance	C _{rss}		-	2.5	-	
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =15V, I _D =1A	-	1.22	-	nC
Gate-Source Charge	Q _{gs}		-	0.48	-	
Gate-Drain Charge	Q _{gd}		-	0.2	-	
Reverse Recovery Charge	Q _{rr}	I _F =1A, di/dt=100A/us	-	4.4	-	nC
Reverse Recovery Time	t _{rr}		-	14	-	ns
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =15V, I _D =1A R _{GEN} =2.3Ω	-	3	-	ns
Turn-on Rise Time	t _r		-	19	-	
Turn-off Delay Time	t _{D(off)}		-	7	-	
Turn-off fall Time	t _f		-	20	-	

A. Repetitive rating; pulse width limited by max. junction temperature.

B. P_d is based on max. junction temperature, using junction-case and junction-ambient thermal resistance.

C. The value of R_{θJA} is measured with the device mounted on 1 in² FR-4 board with 2oz. Copper, in the still air environment with T_A =25°C.

The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

■ Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform






Figure D. Diode Recovery Test Circuit & Waveform


■ SOT-323 Package information




TOP VIEW



SIDE VIEW



SIDE VIEW



UNIT: mm

SUGGESTED SOLDER PAD LAYOUT

SYMBOL	DIMENSIONS			
	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.043	0.900	1.100
A1	0.000	0.004	0.000	0.100
A2	0.035	0.039	0.900	1.000
b	0.006	0.016	0.150	0.400
c	0.004	0.010	0.100	0.250
D	0.071	0.087	1.800	2.200
E	0.045	0.053	1.150	1.350
E1	0.085	0.096	2.150	2.450
e	0.026TYP		0.650TYP	
e1	0.047	0.055	1.200	1.400
L	0.021REF		0.525REF	
L1	0.010	0.018	0.260	0.460
θ	0°	8°	0°	8°

NOTE:

- 1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
- 3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

Disclaimer

The information presented in this document is for reference only. Shanghai Sunco Electronics Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices). Russiansunco or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.russiansunco.com> , or consult your nearest Russiansunco's sales office for further assistance.