


N-Channel Enhancement Mode Field Effect Transistor



PDFN5060-8L

Product Summary

- V_{DS} 40V
- I_D 180A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $<1.4m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<2.2m\Omega$
- 100% EAS Tested
- 100% ∇V_{DS} Tested

General Description

- Split gate trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Power switching application
- Uninterruptible power supply
- DC-DC convertor

■ Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	40	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_A=25^\circ C$	I_D	28	A
	$T_A=100^\circ C$		17	
	$T_C=25^\circ C$		180	
	$T_C=100^\circ C$		113	
Pulsed Drain Current ^A		I_{DM}	720	A
Avalanche energy ^B		EAS	900	mJ
Total Power Dissipation ^C	$T_A=25^\circ C$	P_D	2.2	W
	$T_A=100^\circ C$		0.9	
	$T_C=25^\circ C$		83	
	$T_C=100^\circ C$		33	
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^\circ C$

■ Thermal resistance

Parameter		Symbol	Typ	Max	Units
Thermal Resistance Junction-to-Ambient ^D	Steady-State	$R_{\theta JA}$	45	55	$^\circ C/W$
Thermal Resistance Junction-to-Case	Steady-State	$R_{\theta JC}$	1.2	1.5	

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
SCG1D4G04AJ	F1	SCG1D4G04AJ	5000	10000	100000	13" reel

SCG1D4G04AJ

■ Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D =250μA	40	-	-	V
		V _{GS} = 0V, I _D =1mA	40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V, V _{GS} =0V	-	-	1	μA
		V _{DS} =40V, V _{GS} =0V, T _j =150°C	-	-	100	
Gate-Body Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} =0V	-	-	±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA	1.3	1.8	2.3	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =50A	-	1.1	1.4	mΩ
		V _{GS} =4.5V, I _D =25A	-	1.6	2.2	
Diode Forward Voltage	V _{SD}	I _S =50A, V _{GS} =0V	-	-	1.2	V
Gate resistance	R _G	f=1MHz	-	3.5	-	Ω
Maximum Body-Diode Continuous Current	I _S		-	-	180	A
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =20V, V _{GS} =0V, f=1MHz	-	6330	-	pF
Output Capacitance	C _{oss}		-	1850	-	
Reverse Transfer Capacitance	C _{rss}		-	65	-	
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V, V _{DS} =20V, I _D =50A	-	89	-	nC
Gate-Source Charge	Q _{gs}		-	18	-	
Gate-Drain Charge	Q _{gd}		-	15	-	
Reverse Recovery Charge	Q _{rr}	I _F =50A, di/dt=100A/us	-	53	-	nC
Reverse Recovery Time	t _{rr}		-	55	-	ns
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =20V, I _D =50A R _{GEN} =3Ω	-	14	-	ns
Turn-on Rise Time	t _r		-	15	-	
Turn-off Delay Time	t _{D(off)}		-	84	-	
Turn-off fall Time	t _f		-	44	-	

A. Repetitive rating; pulse width limited by max. junction temperature.

B. T_J=25°C, V_G=10V, R_G=25Ω, L=2mH, I_{AS}=30A.

C. P_g is based on max. junction temperature, using junction-case and junction-ambient thermal resistance.

D. The value of R_{θJA} is measured with the device mounted on the 40mm*40mm*1.1mm FR-4 PCB board with 1 in² pad of 2oz. Copper, in the still air environment with TA =25°C. The maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

■ Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. On-Resistance vs Gate to Source Voltage




Figure 6. Normalized On-Resistance




Figure 7. $R_{DS(on)}$ VS Drain Current




Figure 8. Forward characteristics of reverse diode




Figure 9. Normalized breakdown voltage




Figure 10. Normalized Threshold voltage




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform



Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform




Figure D. Diode Recovery Test Circuit & Waveform


■ PDFN5060-8L-B-1.1MM Package information




Top View
正面视图



Bottom View
背面视图



Side View
侧面视图



Suggested Solder Pad Layout
Top View

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	5.15	5.35	5.55
E	5.95	6.15	6.35
A	1.00	1.10	1.20
A1	0.254 BSC		
A2			0.10
D1	3.92	4.12	4.32
E1	3.52	3.72	3.92
D2	5.00	5.20	5.40
E2	5.66	5.86	6.06
E3	0.254 REF		
E4	0.21 REF		
L1	0.56	0.66	0.76
L2	0.50 BSC		
b	0.31	0.41	0.51
e	1.27 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.

Disclaimer

The information presented in this document is for reference only. Shanghai Sunco Electronics Co., Ltd reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with automotive electronics, are not designed for use in medical, life-saving, life-sustaining, or military. Russiansunco or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.russiansunco.co> or consult your nearest Russiansunco's sales office for further assistance.