


## P-Channel Enhancement Mode Field Effect Transistor



### Product Summary

- $V_{DS}$  -20V
- $I_D$  -5.4A
- $R_{DS(ON)}$  (at  $V_{GS}=-4.5V$ ) <39mohm
- $R_{DS(ON)}$  (at  $V_{GS}=-2.5V$ ) <49mohm
- $R_{DS(ON)}$  (at  $V_{GS}=-1.8V$ ) <63mohm
- 100%  $\nabla V_{DS}$  Tested

### General Description

- Trench Power LV MOSFET technology
- High Power and Current handing capability
- Moisture Sensitivity Level 1
- Low Gate Charge

### Applications

- Battery protection
- Power management
- Load switch

### ■ Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	-20	V
Gate-source Voltage		$V_{GS}$	$\pm 10$	V
Drain Current	$T_A=25^\circ\text{C}$	$I_D$	-5.4	A
	$T_A=70^\circ\text{C}$		-4.4	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	-22	A
Total Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	1.2	W
	$T_A=70^\circ\text{C}$		0.8	
Thermal Resistance Junction-to-Ambient <sup>B</sup>		$R_{\theta JA}$	104	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^\circ\text{C}$

### ■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
SCL2305B	F2	S5B.	3000	30000	120000	7" reel

■ Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=-20\text{V}, V_{\text{GS}}=0\text{V}$			-1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 10\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-0.4	-0.62	-1.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-5.4\text{A}$		27	39	$\text{m}\Omega$
		$V_{\text{GS}}=-2.5\text{V}, I_{\text{D}}=-4\text{A}$		36	49	
		$V_{\text{GS}}=-1.8\text{V}, I_{\text{D}}=-3\text{A}$		48	63	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=-5.4\text{A}, V_{\text{GS}}=0\text{V}$			-1.2	V
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=-10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		1010		$\text{pF}$
Output Capacitance	$C_{\text{oss}}$			130		
Reverse Transfer Capacitance	$C_{\text{rss}}$			109		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_g$	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$		10.98		$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$			2.17		
Gate-Drain Charge	$Q_{\text{gd}}$			2.54		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{F}}=-4\text{A}, \frac{dI}{dt}=100\text{A/us}$		4.38		$\text{ns}$
Reverse Recovery Time	$t_{\text{rr}}$			25		
Turn-on Delay Time	$t_{\text{D(on)}}$			8		
Turn-on Rise Time	$t_r$	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DS}}=-10\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$		36		$\text{ns}$
Turn-off Delay Time	$t_{\text{D(off)}}$			77		
Turn-off fall Time	$t_f$			56		

A. Pulse Test: Pulse Width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$ .B.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

## ■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics











Figure 6. Gate Charge









Resistive Switching Test Circuit &amp; Waveforms



Diode Recovery Test Circuit &amp; Waveforms




Gate Charge Test Circuit &amp; Waveform



Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms

## ■ SOT-23 Package Information



SYMBOL	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.045	0.900	1.150
A1	0.000	0.004	0.000	0.100
A2	0.035	0.041	0.900	1.050
b	0.012	0.020	0.300	0.500
c	0.004	0.008	0.100	0.200
D	0.110	0.118	2.800	3.000
E	0.047	0.055	1.200	1.400
E1	0.089	0.100	2.250	2.550
e	0.037TYP		0.950TYP	
e1	0.071	0.079	1.800	2.000
L	0.022REF		0.550REF	
L1	0.012	0.200	0.300	0.500
$\theta$	0°	8°	0°	8°

## NOTE:

- 1.PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
- 2.TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
- 3.THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

**Disclaimer**

The information presented in this document is for reference only. Shanghai Sunco Electronics Co., Ltd reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices). Russiansunco or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.russiansunco.co> or consult your nearest Russiansunco's sales office for further assistance.