


N-Channel Enhancement Mode Field Effect Transistor



SOT-23

Product Summary

• V_{DS}	30V
• I_D	5.6A
• $R_{DS(ON)}$ (at $V_{GS}=10V$)	<24mohm
• $R_{DS(ON)}$ (at $V_{GS}=4.5V$)	<38mohm

General Description

- Trench Power LV MOSFET technology
- High density cell design for low $R_{DS(ON)}$
- High Speed switching
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Battery protection
- Load switch
- Power management

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		V_{DS}	30	V
Gate-source Voltage		V_{GS}	± 20	V
Drain Current	$T_A=25^\circ\text{C}$	I_D	5.6	A
	$T_A=70^\circ\text{C}$		4.5	
Pulsed Drain Current ^A		I_{DM}	30	A
Total Power Dissipation	$T_A=25^\circ\text{C}$	P_D	1.2	W
	$T_A=70^\circ\text{C}$		0.8	W
Thermal Resistance Junction-to-Ambient ^B		$R_{\theta JA}$	104	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	$^\circ\text{C}$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
SCL3404A	F2	R4.	3000	30000	120000	7" reel

SCL3404A

■ Electrical Characteristics (T_J=25°C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, I _D =250μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V,V _{GS} =0V			1	μA
Gate-Body Leakage Current	I _{GSS1}	V _{GS} =± 20V, V _{DS} =0V			± 100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D =250μA	1	1.5	2.2	V
Static Drain-Source On-Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.6A		17	24	mΩ
		V _{GS} =4.5V, I _D =5A		26	38	
Diode Forward Voltage	V _{SD}	I _S =5.6A,V _{GS} =0V			1.2	V
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =15V,V _{GS} =0V,f=1MHZ		526		pF
Output Capacitance	C _{oss}			78		
Reverse Transfer Capacitance	C _{rss}			69		
Switching Parameters						
Total Gate Charge	Q _g	V _{GS} =10V,V _{DS} =15V,I _D =5.6A		12.22		nC
Gate-Source Charge	Q _{gs}			2.37		
Gate-Drain Charge	Q _{gd}			2.31		
Reverse Recovery Chrage	Q _{rr}	I _F =5.6A, di/dt=100A/us		1.28		ns
Reverse Recovery Time	t _{rr}			16.5		
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DS} =15V, I _D =5.6A R _{GEN} =3Ω		5		
Turn-on Rise Time	t _r			28.2		
Turn-off Delay Time	t _{D(off)}			12.8		
Turn-off fall Time	t _f			21.6		

A. Pulse Test: Pulse Width≤300us,Duty cycle ≤2%.

B. R_{θJA} is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{θJC} is guaranteed by design, while R_{θJA} is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure5. Capacitance Characteristics




Figure6. Gate Charge




Figure7. Safe Operation Area




Figure8. Maximum Continuous Drain Current vs Ambient Temperature




Figure 9. On-Resistance vs Gate to Source Voltage




Figure 10. Forward characteristics of reverse diode




Figure 11. Normalized breakdown voltage




Figure 12. Normalized Threshold voltage










Figure13. Normalized Maximum Transient Thermal Impedance





Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms







Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

■ SOT-23 Package information



SUGGESTED SOLDER PAD LAYOUT

SYMBOL	DIMENSIONS			
	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.045	0.900	1.150
A1	0.000	0.004	0.000	0.100
A2	0.035	0.041	0.900	1.050
b	0.012	0.020	0.300	0.500
c	0.004	0.008	0.100	0.200
D	0.110	0.118	2.800	3.000
E	0.047	0.055	1.200	1.400
E1	0.089	0.100	2.250	2.550
e	0.037TYP		0.950TYP	
e1	0.071	0.079	1.800	2.000
L	0.022REF		0.550REF	
L1	0.012	0.020	0.300	0.500
θ	0°	8°	0°	8°

NOTE:
 1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.
 2. TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.
 3. THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

Disclaimer

The information presented in this document is for reference only. Shanghai Sunco Electronics Co., Ltd reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Russiansunco or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website [http:// www.russiansunco.com](http://www.russiansunco.com) or consult your nearest Russiansunco's sales office for further assistance.