


N-Channel Enhancement Mode Field Effect Transistor



Product Summary

- V_{DS} 60V
- I_D 5.0A
- $R_{DS(ON)}$ (at $V_{GS}= 10V$) <44mohm
- $R_{DS(ON)}$ (at $V_{GS}= 4.5V$) <49mohm

General Description

- Trench Power MV MOSFET technology
- High density cell design for Low $R_{DS(ON)}$
- High Speed switching
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- Battery protection
- Load switch
- Power management

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Maximum	Unit
Drain-source Voltage	V_{DS}	60	V
Gate-source Voltage	V_{GS}	± 20	V
Drain Current	I_D	5.0	A
		4.0	
		2.2	
Pulsed Drain Current ^A	I_{DM}	25	A
Total Power Dissipation @ $T_A=25^\circ\text{C}$	P_D	3.1	W
Thermal Resistance Junction-to-Ambient @ Steady State ^B	$R_{\theta JA}$	40.3	$^\circ\text{C}/\text{W}$
Avalanche energy ^C	EAS	30.25	mJ
Junction and Storage Temperature Range	T_J, T_{STG}	-55~+150	$^\circ\text{C}$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
SCS05N06A	F2	Q05N06	4000	8000	64000	13" reel

■ Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$			1	μA
		$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}, T_J=125^\circ\text{C}$			100	
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=5.0\text{A}$		35	44	$\text{m}\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=4.0\text{A}$		39	49	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=5.0\text{A}, V_{\text{GS}}=0\text{V}$		0.8	1.2	V
Maximum Body-Diode Continuous Current	I_{S}				5.0	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		1018		pF
Output Capacitance	C_{oss}			70		
Reverse Transfer Capacitance	C_{rss}			62		
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=30\text{V}, I_{\text{D}}=10\text{A}$		26		nC
Gate Source Charge	Q_{gs}			5.4		
Gate Drain Charge	Q_{gd}			6.5		
Reverse Recovery Charge	Q_{rr}	$I_{\text{F}}=20\text{A}, di/dt=500\text{A/us}$		11.7		ns
Reverse Recovery Time	t_{rr}			23		
Turn-on Delay Time	$t_{\text{D(on)}}$			10		
Turn-on Rise Time	t_{r}	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=30\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=1\Omega$ $R_{\text{GEN}}=3\Omega$		20		ns
Turn-off Delay Time	$t_{\text{D(off)}}$			29		
Turn-off Fall Time	t_{f}			21		

A. Pulse Test: Pulse Width $\leq 300\text{us}$, Duty cycle $\leq 2\%$.B. $R_{\theta JA}$ is the sum of the junction-to-lead and lead-to-ambient thermal resistance, where the lead thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JL}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.C. $T_J=25^\circ\text{C}$, $V_G=10\text{V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, $I_{AS}=11\text{A}$.

■ Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Junction Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge




Figure 7. Safe Operation Area




Figure 8. Maximum Continuous Drain Current vs Ambient Temperature










Figure 9. Normalized Maximum Transient Thermal Impedance





Resistive Switching Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms




Gate Charge Test Circuit & Waveform



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

■SOP-8 Package information



SYMBOL	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.053	0.069	1.350	1.750
B	0.004	0.010	0.100	0.250
C	0.053	0.061	1.350	1.550
D	0.013	0.020	0.330	0.510
E	0.007	0.010	0.170	0.250
F	0.189	0.197	4.800	5.000
G	0.050BSC		1.270BSC	
H	0.228	0.244	5.800	6.200
J	0.150	0.157	3.800	4.000
K	0.016	0.050	0.400	1.270
θ	0°	8°	0°	8°

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: +/-0.05mm.
3. The pad layout is for reference purposes only.

Disclaimer

The information presented in this document is for reference only. Shanghai Sunco Electronics Co., Ltd reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices). Russiansunco or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.russiansunco.com>, or consult your nearest Russiansunco's sales office for further assistance.